![]() ![]() Note: MIPS generated with AGC, NR and CNG enabled. ![]() HD AEC C55x CPU Utilization & Memory Requirements HD AEC C64x / C64x+ CPU Utilization & Memory Requirements When using external source for program and data memory, MIPS increase by 3x per enabled microphone. Note: MIPS generated with single mic enabled, and running with on chip (internal) program and data memory only. HD AEC C674x CPU Utilization & Memory Requirements HD AEC ARM Cortex-M7 CPU Utilization & Memory Requirements Specifications measured on TI Tiva C series ARM Cortex-M4 based MCU. Note: HD AEC Cortex-M4 MIPS generated with 0 wait state FLASH. HD AEC ARM Cortex-M4 CPU Utilization & Memory Requirements ![]() Specifications measure on BeagleBoard-xM TI AM37x ARM Cortex-A-8 based MCU. Note: MIPS generated with single mic enabled,running with on chip (internal) program and data memory only. HD AEC ARM Cortex-A8/A9/A15/A17 CPU Utilization & Memory RequirementsĪll Memory usage is given in units of byte. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |